STATEMENT JAN 1 3 2000 S BY APPLICANT			I	Docket: 1011-54375 App		App: 09/6	p: 09/620,021	
				Applicant: Rajski et al.				
			I	Filed: July 20, 2000	Art Unit: 2133		2133	
MADEMARKOFT	y	U.S. PA	TENT	DOCUMENTS	,			
Init.* Number		Date		Name C1			Filed CEIVED	
	6,300,885 B1	10/9/01	Davenport et al.				N 1 4 2003	
		ОТН	ER DO	DCUMENTS	•		Ology Center 210	
pme		l, W.H. McAn , John Wiley &		Savir, "Built in test for 1987.	VLSI: F			
pmo		W.B. Jone and S.R. Das, "Space compression method for built-in self testing of VLSI circuits," Int. Journal of Computer Aided VLSI Design, vol. 3, pp. 309-322, 1991.						
ome	l I	H.J. Wunderlich, "On computing optimized input probabilities for random tests," Proc. DAC pp. 392-398, 1987.						
gne	1 1	N.R. Saxena and J.P. Robinson, "Accumulator compression testing," <i>IEEE Trans. Comput.</i> , vol. C-35, No. 4, pp. 317-321, 1986.						
pric	J.P. Hayes,	J.P. Hayes, "Check sum test methods," <i>Proc. FTCS</i> , pp. 114-120, 1976.						
eme	· · · · · · · · · · · · · · · · · · ·	J. Savir, "Syndrome-testable design of combinational circuits," <i>IEEE Trans. Comput.</i> Vol. C-29, No. 6, pp. 442-451, 1980.						
pre	modification	Y.K. Li and J.P. Robinson, "Space compression methods with output data modification," <i>IEEE Trans. CAD if Integrated Circuits and Systems</i> , vol. CAD-6, No. 2, pp. 290-294, 1987.						
pme	- I - I	J.E. Smith, "Measures of the effectiveness of fault signature analysis," <i>IEEE Trans.</i> Comput., vol. C-29, No. 6, pp. 510-514, 1980.						
EXAMINE	R: Phung L	Ly Chung		DATE 3/12/0)3			
	Initial if considered, rmance and not cons			nformance with MPEP 6	09; drav	w line throu	igh cite if	

Docket: 1011-54375 App: 09/620,021 INFORMATION DISCLOSURE Applicant: Rajski et al. **STATEMENT** BY APPLICANT Filed: July 20, 2000 Art Unit: 2133 OTHER DOCUMENTS K.J. Latawiec, "New method of generation of shifted linear pseudorandom binary RECEIVED sequences", Proc. IEE, vol. 121, No. 8, pp. 905-906, 1974 JAN 1 4 2003 N.R. Saxena and E.J. McCluskey, "Extended precision checksums," Proc. FTCS, Technology Center 2100 pp. 142-147, 1987. me J.P. Hayes, "Transition count testing of combinational logic circuits," *IEEE Trans*. Comput., vol. C-25, No. 6, pp. 613-620, 1976. P.H. Bardell and W.H. McAnney, "Pseudorandom arrays for built-in tests," ISSS Trans. Comput., vol. C-35, No. 7, pp. 653-658, 1986. B. Ireland and J.E. Marshall, "Matrix method to determine shaft-register connections for delayed pseudorandom binary sequences," Electronics Letters, vol. 4 No. 15, pp. 309-310, 1968. J.A. Waicukauski, E. Lindbloom, E.B. Eichelberger and O.P. Forlenza, "A method for generating weighted random test patterns," IBM J. Res. Develop., vol. 33, no. 2, pp. 149-161, March 1989 R.A. Frohwerk, "Signature analysis: a new digital field services method," Hewlett-Packard Journal, pp. 2-8, May 1997. G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hasson and J. Rajski, "Logic BIST for Large Industrial Designs: Real Issues and Case Studies," Proc. ITC, m pp. 358-367, 1999. V. Iyengar, K. Chakrabarty and B.T. Murray, "Built-In Slf-testing of sequential One circuits using precomputed test sets," Proc. VLSI Test Symposium, pp. 418-423, 1998. DATE **EXAMINER:**

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

Docket: 1011-54375 App: 09/620,021 INFORMATION DISCLOSURE Applicant: Rajski et al. **STATEMENT** BY APPLICANT Filed: July 20, 2000 Art Unit: 2133 OTHER DOCUMENTS A. Jas, J. Ghosh-Dastidar and N.A. Touba, "Scan vector compression/decompression using statistical coding," Proc. VLSI Test Symposium, pp. 114-120, 1999 JAN 1 4 2003 Technology Center 2100 A.Jas and N.A. Touba, "Test vector decompression via cyclical scan chains and its application to testing core-based designs," Proc. ITC, pp.458-464, 1998. Pmc **EXAMINER:** DATE

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if

not in conformance and not considered. Send copy.

INIEO	DMATYON DICCLOSURE	Docket: 1011-54375	App: 09/620,021				
INFO	RMATION DISCLOSURE STATEMENT	Applicant: Rajski et al.					
010	BY APPLICANT	Filed: July 20, 2000	Art Unit: 2133 RECEIVED				
JAY 1 3 20m 3	OTHER	DOCUMENTS	JAN 1 4 2003				
e managemank of to	linear cellular automata and the	o and D.M. Miller, "The analysineir aliasing properties," <i>IEEE T</i> D-9, No. 7, pp. 767-778, 1990.	s of one-dimensional				
me		. Gruetzner and C.W. Starke, "Eack shift registers," <i>IEEE Trans</i> . D-7, No. 1, pp. 75-83, 1988.	~				
one	· · · · · · · · · · · · · · · · · · ·	M. Ishida, D.S. Ha and T. Yamaguchi, "COMPACT: A hybrid method for compression test data," <i>Proc. VLSI Test Symposium</i> , pp. 62-69, 1998.					
Pme		K. Kim, D.S. Ha and J.G. Tront, "On using signature registers as pseudorandon pattern generators in built-in self testing," <i>IEEE Trans. CAD of IC</i> , vol. CAD-7, No. 8, 1988, pp.919-928.					
pre		G. Mrugalski, J. Rajski and J. Tyszer, "Synthesis of pattern generators based on cellular automata with phase shifters," Proc. Int. Test Conf., pp. 368-377, 1999.					
Phe	•	R. Kapur, S. Patil, T.J. Snethen and T.W. Williams, "Design of an efficient weighted random pattern generation system," <i>Proc. ITC.</i> , pp. 491-500, 1994.					
Pm	_	F. Muradali, V.K. Agarwal and B. Nadeau-Dostie, "A new procedure for weighted random built-in self-test," <i>Proc. ITC.</i> , pp. 600-669, 1990.					
Pho	•	S. Pateras and J. Rajski, "Cube contained random patterns and their application to the complete testing of synthesized multi-level circuits," <i>Proc. ITC.</i> , pp. 473-482, 1991.					
pn		J. Rajski and J. Tyszer, "Test responses compaction in accumulators with rotate carry adders," <i>IEEE Transactions CAD of Integrated Circuits and Systems</i> , vol. CAD-12, No. 4, pp. 531-539, 1993.					
EXAMINER:	: Phung Chung	DATE 3/12/03	-				
	uitial if considered, whether or not in nance and not considered. Send copy		raw line through cite if				

INFORMATION DISCLOSURE **STATEMENT**

not in conformance and not considered. Send copy.

Docket: 1011-54375 App: 09/620,021

Applicant: Rajski et al.

Filed: July 20, 2000

Art Unit: RECEIVED

JAN 1 4 2003

BY APPLICANT JAN 1 3 2003 **OTHER DOCUMENTS** J. Rajski and J. Tyszer, "Accumulator-based compaction of test responses." IEEE 2100 Transactions on Comput., vol. C-42, No. 6, pp. 643-650, 1993. N.R. Saxena and E.J. McCluskey, "Analysis of checksums, extended-precision checksums, and cyclic redundancy," IEEE Trans. Comput., vol. C-39, No. 7, pp. 969-975, 1990. N.A. Touba and E.J. McCluskey, "Transformed pseudo-random patterns for BIST," Proc. VLSI Test Symposium, pp. 410-416, 1995. N.A. Touba and E.J. McCluskey, "Altering a pseudo-random bit sequence for scanbased BIST," Proc. ITC., pp. 167-175, 1996. (m K.H. Tsai, S. Hellebrand, J. Rajski and Marek-Sadowska, "STARBIST: Scan autocorrelated random pattern generation," Proc. DAC, pp. 472-477, 1997. amo H.J. Wunderlich and G. Kiefer, "Bit-flipping BIST," Proc. ICCAD, pp. 337-343, 1996. S.W. Golomb, Shift Register Sequences, Holden Day, San Francisco, 1967. V.N. Yarmolik and S.N. Demidenko, "Generation and Application of Pseudorandom Sequences for Random Testing, J. Wiley & Sons, New York, 1988. pme Thung Chung DATE **EXAMINER:** *Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if